Sciweavers

2156 search results - page 74 / 432
» Effective performance measurement and analysis of multithrea...
Sort
View
ATAL
2008
Springer
14 years 12 months ago
Characterizing effective auction mechanisms: insights from the 2007 TAC market design competition
This paper analyzes the entrants to the 2007 TAC Market Design competition. It presents a classification of the entries to the competition, and uses this classification to compare...
Jinzhong Niu, Kai Cai, Simon Parsons, Enrico Gerdi...
MICRO
2008
IEEE
111views Hardware» more  MICRO 2008»
15 years 4 months ago
Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer
It is well recognized that LRU cache-line replacement can be ineffective for applications with large working sets or non-localized memory access patterns. Specifically, in lastle...
Livio Soares, David K. Tam, Michael Stumm
IEEEPACT
2009
IEEE
15 years 4 months ago
SOS: A Software-Oriented Distributed Shared Cache Management Approach for Chip Multiprocessors
Abstract—This paper proposes a new software-oriented approach for managing the distributed shared L2 caches of a chip multiprocessor (CMP) for latency-oriented multithreaded appl...
Lei Jin, Sangyeun Cho
ICC
2009
IEEE
113views Communications» more  ICC 2009»
15 years 4 months ago
Green Support for PC-Based Software Router: Performance Evaluation and Modeling
—We consider a new generation of COTS Software Routers (SRs), able to effectively exploit multi-Core/CPU HW platforms. Our main objective is to evaluate and to model the impact o...
Raffaele Bolla, Roberto Bruschi, Andrea Ranieri
CIKM
2008
Springer
14 years 11 months ago
Retrievability: an evaluation measure for higher order information access tasks
Evaluation in Information Retrieval (IR) has long focused on effectiveness and efficiency. However, new and emerging access tasks now demand alternative evaluation measures which ...
Leif Azzopardi, Vishwa Vinay