130 search results - page 20 / 26 » Efficient Selection of Vector Instructions Using Dynamic Pro... |
123
Voted
PPOPP
2009
ACM
16 years 29 days ago
2009
ACM
The efficient mapping of program parallelism to multi-core processors is highly dependent on the underlying architecture. This paper proposes a portable and automatic compiler-bas...
95
Voted
CIS
2009
Springer
15 years 4 months ago
2009
Springer
Abstract-- As viruses become more complex, existing antivirus methods are inefficient to detect various forms of viruses, especially new variants and unknown viruses. Inspired by i...
HPCA
2008
IEEE
16 years 24 days ago
2008
IEEE
A microprocessor's performance is fundamentally limited by the rate at which it can resolve branch mispredictions. Control independence (CI) architectures look for useful con...
79
Voted
SBACPAD
2004
IEEE
15 years 1 months ago
2004
IEEE
High-performance superscalar processors are designed with the help of complex simulation environment. The simulation infrastructure permits to validate the processor instruction s...
128
Voted
HPDC
1997
IEEE
15 years 4 months ago
1997
IEEE
High-performance execution in distributed computing environments often requires careful selection and configuration not only of computers, networks, and other resources but also o...