Sciweavers

1466 search results - page 88 / 294
» Efficient Simulation of Synthesis-Oriented System Level Desi...
Sort
View
IPCCC
2006
IEEE
15 years 6 months ago
OS-aware tuning: improving instruction cache energy efficiency on system workloads
Low power has been considered as an important issue in instruction cache (I-cache) designs. Several studies have shown that the I-cache can be tuned to reduce power. These techniq...
Tao Li, Lizy K. John
ASAP
2005
IEEE
121views Hardware» more  ASAP 2005»
15 years 5 months ago
Using TLM for Exploring Bus-based SoC Communication Architectures
As billion transistor System-on-chips (SoC) become commonplace and design complexity continues to increase, designers are faced with the daunting task of meeting escalating design...
Sudeep Pasricha, Mohamed Ben-Romdhane
CORR
1999
Springer
81views Education» more  CORR 1999»
14 years 11 months ago
Explanation-based Learning for Machine Translation
In this paper we present an application of explanation-based learning (EBL) in the parsing module of a real-time English-Spanish machine translation system designed to translate c...
Janine Toole, Fred Popowich, Devlan Nicholson, Dav...
ICCD
2000
IEEE
119views Hardware» more  ICCD 2000»
15 years 3 months ago
Source-Level Transformations for Improved Formal Verification
A major obstacle to widespread acceptance of formal verification is the difficulty in using the tools effectively. Although learning the basic syntax and operation of a formal ver...
Brian D. Winters, Alan J. Hu
VLSID
2006
IEEE
192views VLSI» more  VLSID 2006»
15 years 5 months ago
Beyond RTL: Advanced Digital System Design
This tutorial focuses on advanced techniques to cope with the complexity of designing modern digital chips which are complete systems often containing multiple processors, complex...
Shiv Tasker, Rishiyur S. Nikhil