Sciweavers

1259 search results - page 158 / 252
» Efficient Wire Formats for High Performance Computing
Sort
View
EUC
2005
Springer
15 years 10 months ago
An Integrated Scheme for Address Assignment and Service Location in Pervasive Environments
We propose an efficient scheme called CoReS (Configuration and Registration Scheme) that integrates address assignment and service location for ad hoc networks prevalent in pervasi...
Mijeom Kim, Mohan Kumar, Behrooz Shirazi
CCGRID
2001
IEEE
15 years 8 months ago
Parallel I/O Support for HPF on Clusters
Clusters of workstations are a popular alternative to integrated parallel systems designed and built by a vendor. Besides their huge cumulative processing power, they also provide...
Peter Brezany, Viera Sipková
CVPR
2010
IEEE
16 years 27 days ago
Pareto-optimal Dictionaries for Signatures
We present an effective method to optimize over the parameters of an image patch descriptor to obtain one that is computationally more efficient while maintaining a high recogniti...
Michael Calonder, Vincent Lepetit, Pascal Fua
IPPS
2006
IEEE
15 years 10 months ago
FPGA implementation of a license plate recognition SoC using automatically generated streaming accelerators
Modern FPGA platforms provide the hardware and software infrastructure for building a bus-based System on Chip (SoC) that meet the applications requirements. The designer can cust...
Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, Dan L...
ISHPC
1999
Springer
15 years 8 months ago
Instruction-Level Microprocessor Modeling of Scientific Applications
Superscalar microprocessor efficiency is generally not as high as anticipated. In fact, sustained utilization below thirty percent of peak is not uncommon, even for fully optimized...
Kirk W. Cameron, Yong Luo, James Scharzmeier