Sciweavers

1259 search results - page 55 / 252
» Efficient Wire Formats for High Performance Computing
Sort
View
ARC
2008
Springer
115views Hardware» more  ARC 2008»
15 years 6 months ago
A High Throughput FPGA-based Floating Point Conjugate Gradient Implementation
As Field Programmable Gate Arrays (FPGAs) have reached capacities beyond millions of equivalent gates, it becomes possible to accelerate floating-point scientific computing applica...
Antonio Roldao Lopes, George A. Constantinides
ICCTA
2007
IEEE
15 years 4 months ago
Digital Signal Types Identification Using a Hierarchical SVM-Based Classifier and Efficient Features
Automatic digital signal type identification (ADSTI) is an important topic for both military and civilian communication applications. Most of proposed techniques (identifiers) can...
Ataollah Ebrahimzadeh, Seyed Alireza Seyedin
152
Voted
BMVC
2010
15 years 2 months ago
Weakly Supervised Object Recognition and Localization with Invariant High Order Features
High order features have been proposed to incorporate geometrical information into the "bag of feature" representation. We propose algorithms to perform fast weakly supe...
Yimeng Zhang, Tsuhan Chen
CATA
2010
15 years 5 months ago
Utilizing Recursive Storage in Sparse Matrix-Vector Multiplication - Preliminary Considerations
Computations with sparse matrices on "multicore cache based" computers are affected by the irregularity of the problem at hand, and performance degrades easily. In this ...
Michele Martone, Salvatore Filippone, Salvatore Tu...
SENSYS
2004
ACM
15 years 9 months ago
Mitigating congestion in wireless sensor networks
Network congestion occurs when offered traffic load exceeds available capacity at any point in a network. In wireless sensor networks, congestion causes overall channel quality t...
Bret Hull, Kyle Jamieson, Hari Balakrishnan