1259 search results - page 95 / 252 » Efficient Wire Formats for High Performance Computing |
119
click to vote
PC
2010
15 years 2 months ago
2010
The fat-tree is one of the topologies most widely used to build high-performance parallel computers. However, they are expensive and difficult to build. In this paper we propose t...
170
click to vote
EGH
2010
Springer
15 years 2 months ago
2010
Springer
While a number of different shading languages have been developed, their efficient integration into an existing renderer is notoriously difficult, often boiling down to implementi...
145
click to vote
IPPS
2003
IEEE
15 years 9 months ago
2003
IEEE
In this paper we propose a novel architecture, CARD, for resource discovery in large scale MANets that may scale up to thousands of nodes. Our mechanism is suitable for resource d...
154
click to vote
BMCBI
2011
14 years 8 months ago
2011
Background: Second generation sequencing technologies yield DNA sequence data at ultra high-throughput. Common to most biological applications is a mapping of the reads to an almo...
152
click to vote
DAC
2003
ACM
16 years 5 months ago
2003
ACM
Power dissipation is becoming the most challenging design constraint in nanometer technologies. Among various design implementation schemes, standard cell ASICs offer the best pow...