Sciweavers

598 search results - page 28 / 120
» Efficient and User-Friendly Verification
Sort
View
ICCAD
2010
IEEE
186views Hardware» more  ICCAD 2010»
14 years 7 months ago
Efficient state space exploration: Interleaving stateless and state-based model checking
State-based model checking methods comprise computing and storing reachable states, while stateless model checking methods directly reason about reachable paths using decision proc...
Malay K. Ganai, Chao Wang, Weihong Li
ATAL
2010
Springer
14 years 10 months ago
Distributed BDD-based BMC for the verification of multi-agent systems
We present a method of distributed model checking of multiagent systems specified by a branching-time temporal-epistemic logic. We introduce a serial algorithm, central to the dis...
Andrew V. Jones, Alessio Lomuscio
REFSQ
2010
Springer
14 years 7 months ago
Challenges in Aligning Requirements Engineering and Verification in a Large-Scale Industrial Context
[Context and motivation] When developing software, coordination between different organizational units is essential in order to develop a good quality product, on time and within b...
Giedre Sabaliauskaite, Annabella Loconsole, Emelie...
GLVLSI
2009
IEEE
323views VLSI» more  GLVLSI 2009»
14 years 7 months ago
MYGEN: automata-based on-line test generator for assertion-based verification
To assist in dynamic assertion-based verification, we present a method to automatically build a test vector generator from a temporal property. Based on the duality between monito...
Yann Oddos, Katell Morin-Allory, Dominique Borrion...
DAC
2002
ACM
15 years 10 months ago
A solenoidal basis method for efficient inductance extraction
The ability to compute the parasitic inductance of the interconnect is critical to the timing verification of modern VLSI circuits. A challenging aspect of inductance extraction i...
Hemant Mahawar, Vivek Sarin, Weiping Shi