Sciweavers

598 search results - page 45 / 120
» Efficient and User-Friendly Verification
Sort
View
ICCD
2004
IEEE
137views Hardware» more  ICCD 2004»
15 years 6 months ago
Comparative Study of Strategies for Formal Verification of High-Level Processors
Compared are different methods for evaluation of formulas expressing microprocessor correctness in the logic of Equality with Uninterpreted Functions and Memories (EUFM) by transl...
Miroslav N. Velev
84
Voted
HASE
1998
IEEE
15 years 1 months ago
Verification in Concurrent Programming with Petri Nets Structural Techniques
This paper deals with verification of flow control in concurrent programs. We use Ada language model as reference. After translation of Ada programs into Petri nets (named Ada net...
Kamel Barkaoui, Jean-François Pradat-Peyre
FMCAD
1998
Springer
15 years 1 months ago
Combining Symbolic Model Checking with Uninterpreted Functions for Out-of-Order Processor Verification
We present a new approach to the verification of hardware systems with data dependencies using temporal logic symbolic model checking. As a benchmark we take Tomasulo's algori...
Sergey Berezin, Armin Biere, Edmund M. Clarke, Yun...
DAC
1994
ACM
15 years 1 months ago
Error Diagnosis for Transistor-Level Verification
This paper describes a diagnosis technique for locating design errors in circuit implementations which do not match their functional specification. The method efficiently propagat...
Andreas Kuehlmann, David Ihsin Cheng, Arvind Srini...
69
Voted
WSC
2008
15 years 18 hour ago
Simulation-based verification of lean improvement for emergency room process
One of the key challenges to health care access in Canadian hospitals is growing overcrowding of the Emergency Departments (EDs), leading to the medical personnel overload, and th...
Nancy Khurma, Gheorghe M. Bacioiu, Zbigniew J. Pas...