Sciweavers

214 search results - page 33 / 43
» Efficient bump mapping hardware
Sort
View
DATE
2009
IEEE
123views Hardware» more  DATE 2009»
15 years 1 months ago
Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis
This paper exploits the unique in-field controllability of the device polarity of ambipolar carbon nanotube field effect transistors (CNTFETs) to design a technology library with ...
M. Haykel Ben Jamaa, Kartik Mohanram, Giovanni De ...
ECMDAFA
2009
Springer
97views Hardware» more  ECMDAFA 2009»
15 years 1 months ago
A Domain Specific Language for Extracting Models in Software Modernization
Model-driven engineering techniques can be used both to create new software and to modernize existing software systems. Modeldriven software modernization requires a first step for...
Javier Luis Cánovas Izquierdo, Jesús...
HPCA
2006
IEEE
15 years 10 months ago
The common case transactional behavior of multithreaded programs
Transactional memory (TM) provides an easy-to-use and high-performance parallel programming model for the upcoming chip-multiprocessor systems. Several researchers have proposed a...
JaeWoong Chung, Hassan Chafi, Chi Cao Minh, Austen...
FPGA
2007
ACM
119views FPGA» more  FPGA 2007»
15 years 3 months ago
Synthesis of an application-specific soft multiprocessor system
The application-specific multiprocessor System-on-a-Chip is a promising design alternative because of its high degree of flexibility, short development time, and potentially high ...
Jason Cong, Guoling Han, Wei Jiang
FPGA
2004
ACM
158views FPGA» more  FPGA 2004»
15 years 3 months ago
A novel coarse-grain reconfigurable data-path for accelerating DSP kernels
In this paper, an efficient implementation of a high performance coarse-grain reconfigurable data-path on a mixed-granularity reconfigurable platform is presented. It consists of ...
Michalis D. Galanis, George Theodoridis, Spyros Tr...