Sciweavers

544 search results - page 40 / 109
» Efficient checker processor design
Sort
View
139
Voted
CASES
2005
ACM
15 years 5 months ago
Hardware support for code integrity in embedded processors
Computer security becomes increasingly important with continual growth of the number of interconnected computing platforms. Moreover, as capabilities of embedded processors increa...
Milena Milenkovic, Aleksandar Milenkovic, Emil Jov...
153
Voted
ASPLOS
2006
ACM
15 years 7 months ago
SlicK: slice-based locality exploitation for efficient redundant multithreading
Transient faults are expected a be a major design consideration in future microprocessors. Recent proposals for transient fault detection in processor cores have revolved around t...
Angshuman Parashar, Anand Sivasubramaniam, Sudhanv...
125
Voted
CASES
2006
ACM
15 years 7 months ago
Improving the performance and power efficiency of shared helpers in CMPs
Technology scaling trends have forced designers to consider alternatives to deeply pipelining aggressive cores with large amounts of performance accelerating hardware. One alterna...
Anahita Shayesteh, Glenn Reinman, Norman P. Jouppi...
139
Voted
CDVE
2007
Springer
124views Visualization» more  CDVE 2007»
15 years 10 months ago
"Integrare", a Collaborative Environment for Behavior-Oriented Design
In order to build complex, large-scale, dependable systems it is necessary to use a development environment with an integrated set of capabilities that supports editing and formal...
Lian Wen, Robert Colvin, Kai Lin, John Seagrott, N...
126
Voted
ICCD
2004
IEEE
101views Hardware» more  ICCD 2004»
16 years 19 days ago
Increasing Processor Performance Through Early Register Release
Modern superscalar microprocessors need sizable register files to support large number of in-flight instructions for exploiting ILP. An alternative to building large register file...
Oguz Ergin, Deniz Balkan, Dmitry V. Ponomarev, Kan...