Sciweavers

544 search results - page 70 / 109
» Efficient checker processor design
Sort
View
VLSISP
2008
95views more  VLSISP 2008»
14 years 9 months ago
Design of an H.264/AVC Decoder with Memory Hierarchy and Line-Pixel-Lookahead
This paper describes a novel memory hierarchy and line-pixel-lookahead (LPL) for an H.264/AVC video decoder. The memory system is the bottleneck of most video processors, particula...
Tsu-Ming Liu, Chen-Yi Lee
ISCAS
2008
IEEE
141views Hardware» more  ISCAS 2008»
15 years 4 months ago
Reduced Z-datapath Cordic Rotator
In this article we propose a novel scheme based on virtually scaling-free COordinate Rotation DIgital Computer (CORDIC) algorithm to design a hardware efficient CORDIC rotator. Fo...
Koushik Maharatna, Karim El-Shabrawy, Bashir M. Al...
IPPS
2006
IEEE
15 years 3 months ago
Multisite co-allocation algorithms for computational grid
Efficient multisite job scheduling facilitates the cooperation of multi-domain massively parallel processor systems in a computing grid environment. However, co-allocation, hetero...
Weizhe Zhang, A. M. K. Cheng, Mingzeng Hu
STOC
1990
ACM
95views Algorithms» more  STOC 1990»
15 years 1 months ago
Separators in Two and Three Dimensions
a 3-dimensions a separator size where is the ber of 3-simplexes in and is the number of ization of the separator results for planar graphs, such as the and Tarjan planar separator...
Gary L. Miller, William P. Thurston
DAC
2009
ACM
15 years 10 months ago
An adaptive scheduling and voltage/frequency selection algorithm for real-time energy harvesting systems
? In this paper we propose an adaptive scheduling and voltage/frequency selection algorithm which targets at energy harvesting systems. The proposed algorithm adjusts the processor...
Shaobo Liu, Qing Wu, Qinru Qiu