Sciweavers

544 search results - page 93 / 109
» Efficient checker processor design
Sort
View
ICNS
2006
IEEE
15 years 3 months ago
Evaluating Global Optimisation for Data Grids using Replica Location Services
As efforts to develop grid computing solutions gather pace, considerable attention has been directed at defining and addressing technical requirements associated with computationa...
Ernest Sithole, Gerard P. Parr, Sally I. McClean, ...
ASPDAC
2006
ACM
140views Hardware» more  ASPDAC 2006»
15 years 3 months ago
A 52mW 1200MIPS compact DSP for multi-core media SoC
- This paper presents a DSP core for multi-core media SoC, which is optimized to execute a set of signal processing tasks very efficiently. The fully-programmable core has a data-c...
Shih-Hao Ou, Tay-Jyi Lin, Chao-Wei Huang, Yu-Ting ...
IPPS
2005
IEEE
15 years 3 months ago
Accelerating Scientific Applications with the SRC-6 Reconfigurable Computer: Methodologies and Analysis
Reconfigurable computing offers the promise of performing computations in hardware to increase performance and efficiency while retaining much of the flexibility of a software sol...
Melissa C. Smith, Jeffrey S. Vetter, Xuejun Liang
86
Voted
PADS
2005
ACM
15 years 3 months ago
Performance Benchmark of a Parallel and Distributed Network Simulator
Simulation of large-scale networks requires enormous amounts of memory and processing time. One way of speeding up these simulations is to distribute the model over a number of co...
Samson Lee, John Leaney, Tim O'Neill, Mark Hunter
91
Voted
DFT
2003
IEEE
132views VLSI» more  DFT 2003»
15 years 3 months ago
Level-Hybrid Optoelectronic TESH Interconnection Network
This paper discusses a hybrid optoelectronic scheme for a new interconnection network, "Tori connected mESHes (TESH)". The major features of TESH are the following: it i...
Vijay K. Jain, Glenn H. Chapman