Sciweavers

555 search results - page 50 / 111
» Efficient event-driven simulation of parallel processor arch...
Sort
View
SPIESR
1996
118views Database» more  SPIESR 1996»
14 years 11 months ago
Performances of Multiprocessor Multidisk Architectures for Continuous Media Storage
Multimedia interfaces increase the need for large image databases, capable of storing and reading streams of data with strict synchronicity and isochronicity requirements. In orde...
Benoit A. Gennart, Vincent Messerli, Roger D. Hers...
MICRO
1998
IEEE
139views Hardware» more  MICRO 1998»
15 years 2 months ago
A Dynamic Multithreading Processor
We present an architecture that features dynamic multithreading execution of a single program. Threads are created automatically by hardware at procedure and loop boundaries and e...
Haitham Akkary, Michael A. Driscoll
ICS
2009
Tsinghua U.
14 years 7 months ago
Efficient high performance collective communication for the cell blade
This paper presents high-performance collective communication algorithms and implementations that exploit the unique architectural features of the Cell heterogeneous multicore pro...
Qasim Ali, Samuel P. Midkiff, Vijay S. Pai
ISCAS
2003
IEEE
144views Hardware» more  ISCAS 2003»
15 years 3 months ago
A flexible global readout architecture for an analogue SIMD vision chip
A new vision chip, SCAMP-2, has been developed in a 0.35µm CMOS technology. In this paper, the design of the chip is presented, with particular emphasis on its readout architectu...
Piotr Dudek
TPDS
2008
150views more  TPDS 2008»
14 years 9 months ago
Mitosis: A Speculative Multithreaded Processor Based on Precomputation Slices
This paper presents the Mitosis framework, which is a combined hardware-software approach to speculative multithreading, even in the presence of frequent dependences among threads....
Carlos Madriles, Carlos García Quiño...