Sciweavers

555 search results - page 56 / 111
» Efficient event-driven simulation of parallel processor arch...
Sort
View
CAL
2006
14 years 10 months ago
Performance modeling using Monte Carlo simulation
Abstract-- Cycle accurate simulation has long been the primary tool for micro-architecture design and evaluation. Though accurate, the slow speed often imposes constraints on the e...
Ram Srinivasan, Jeanine Cook, Olaf M. Lubeck
MICRO
2006
IEEE
191views Hardware» more  MICRO 2006»
14 years 10 months ago
CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs
Since processor performance scalability will now mostly be achieved through thread-level parallelism, there is a strong incentive to parallelize a broad range of applications, inc...
Pierre Palatin, Yves Lhuillier, Olivier Temam
VC
2011
161views more  VC 2011»
14 years 4 months ago
A GPU framework for parallel segmentation of volumetric images using discrete deformable models
Despite the ability of current GPU processors to treat heavy parallel computation tasks, its use for solving medical image segmentation problems is still not fully exploited and re...
Jérôme Schmid, José Antonio Ig...
PPOPP
2009
ACM
15 years 10 months ago
Mapping parallelism to multi-cores: a machine learning based approach
The efficient mapping of program parallelism to multi-core processors is highly dependent on the underlying architecture. This paper proposes a portable and automatic compiler-bas...
Zheng Wang, Michael F. P. O'Boyle
CONPAR
1992
15 years 2 months ago
Cost Prediction for Load Balancing: Application to Algebraic Computations
A major feature of Computer Algebra, and more generally of non-numerical computations, is the dynamical and non-predictable behaviour of the executions. We then understand that st...
Jean-Louis Roch, A. Vermeerbergen, Gilles Villard