555 search results - page 77 / 111 » Efficient event-driven simulation of parallel processor arch... |
101
click to vote
HIPC
2007
Springer
15 years 4 months ago
2007
Springer
: The Cell is a heterogeneous multi-core processor, which has eight co-processors, called SPEs. The SPEs can access a common shared main memory through DMA, and each SPE can direct...
EH
1999
IEEE
15 years 2 months ago
1999
IEEE
MorphoSys is a system-on-chip which combines a RISC processor with an array of reconfigurable cells. The important features of MorphoSys are coarse-grain granularity, dynamic reco...
DATE
1998
IEEE
15 years 2 months ago
1998
IEEE
The demands in terms of processing performance, communication bandwidth and real-time throughput of many multimedia applications are much higher than today's processing archi...
KES
2004
Springer
15 years 3 months ago
2004
Springer
This paper introduces a novel parallelised vision based intelligent controller for a Humanoid Robot system. This intelligent controller is simulated dynamically and its performance...
ICS
2000
Tsinghua U.
15 years 1 months ago
2000
Tsinghua U.
Complete system simulation to understand the influence of architecture and operating systems on application execution has been identified to be crucial for systems design. While t...