Sciweavers

555 search results - page 80 / 111
» Efficient event-driven simulation of parallel processor arch...
Sort
View
ACMMSP
2004
ACM
125views Hardware» more  ACMMSP 2004»
15 years 3 months ago
Improving trace cache hit rates using the sliding window fill mechanism and fill select table
As superscalar processors become increasingly wide, it is inevitable that the large set of instructions to be fetched every cycle will span multiple noncontiguous basic blocks. Th...
Muhammad Shaaban, Edward Mulrane
JPDC
2008
147views more  JPDC 2008»
14 years 10 months ago
A Grid-based Virtual Reactor: Parallel performance and adaptive load balancing
This paper addresses the problem of porting distributed parallel applications to the Grid. One of the challenges we address is the change from static homogeneous cluster environmen...
Vladimir Korkhov, Valeria V. Krzhizhanovskaya, Pet...
AINA
2009
IEEE
15 years 4 months ago
Predictive Simulation of HPC Applications
The architectures which support modern supercomputing machinery are as diverse today, as at any point during the last twenty years. The variety of processor core arrangements, thr...
Simon D. Hammond, J. A. Smith, Gihan R. Mudalige, ...
AES
2006
Springer
106views Cryptology» more  AES 2006»
14 years 10 months ago
A grid-enabled problem solving environment for parallel computational engineering design
This paper describes the development and application of a piece of engineering software that provides a Problem Solving Environment (PSE) capable of launching, and interfacing wit...
C. E. Goodyer, Martin Berzins, Peter K. Jimack, L....
HPCA
2007
IEEE
15 years 10 months ago
A Scalable, Non-blocking Approach to Transactional Memory
Transactional Memory (TM) provides mechanisms that promise to simplify parallel programming by eliminating the need for locks and their associated problems (deadlock, livelock, pr...
Hassan Chafi, Jared Casper, Brian D. Carlstrom, Au...