Sciweavers

155 search results - page 24 / 31
» Efficient trace-sampling simulation techniques for cache per...
Sort
View
72
Voted
ISCA
1993
IEEE
115views Hardware» more  ISCA 1993»
15 years 1 months ago
Parity Logging Overcoming the Small Write Problem in Redundant Disk Arrays
Parity encoded redundant disk arrays provide highly reliable, cost effective secondary storage with high performance for read accesses and large write accesses. Their performance ...
Daniel Stodolsky, Garth A. Gibson, Mark Holland
DATE
2003
IEEE
109views Hardware» more  DATE 2003»
15 years 2 months ago
A New Algorithm for Energy-Driven Data Compression in VLIW Embedded Processors
This paper presents a new algorithm for on-the-fly data compression in high performance VLIW processors. The algorithm aggressively targets energy minimization of some of the domi...
Alberto Macii, Enrico Macii, Fabrizio Crudo, Rober...
FCSC
2007
192views more  FCSC 2007»
14 years 9 months ago
An optimal replication strategy for data grid systems
Data access latency is an important metric of system performance in data grid. By means of efficient replication strategy, the amount of data transferred in wide area network will ...
Jianjin Jiang, Guangwen Yang
SCFBM
2008
92views more  SCFBM 2008»
14 years 9 months ago
CRANKITE: A fast polypeptide backbone conformation sampler
Background: CRANKITE is a suite of programs for simulating backbone conformations of polypeptides and proteins. The core of the suite is an efficient Metropolis Monte Carlo sample...
Alexei A. Podtelezhnikov, David L. Wild
CASES
2008
ACM
14 years 11 months ago
Cache-aware cross-profiling for java processors
Performance evaluation of embedded software is essential in an early development phase so as to ensure that the software will run on the embedded device's limited computing r...
Walter Binder, Alex Villazón, Martin Schoeb...