Sciweavers

81 search results - page 16 / 17
» Efficiently exploring architectural design spaces via predic...
Sort
View
VIS
2007
IEEE
181views Visualization» more  VIS 2007»
14 years 7 months ago
Shadow-Driven 4D Haptic Visualization
Just as we can work with two-dimensional floor plans to communicate 3D architectural design, we can exploit reduced-dimension shadows to manipulate the higher-dimensional objects ...
Hui Zhang, Andrew J. Hanson
CODES
2005
IEEE
13 years 12 months ago
Memory access optimizations in instruction-set simulators
Design of programmable processors and embedded applications requires instruction-set simulators for early exploration and validation of candidate architectures. Interpretive simul...
Mehrdad Reshadi, Prabhat Mishra
DAC
2010
ACM
13 years 6 months ago
Instruction cache locking using temporal reuse profile
The performance of most embedded systems is critically dependent on the average memory access latency. Improving the cache hit rate can have significant positive impact on the per...
Yun Liang, Tulika Mitra
PODS
2002
ACM
168views Database» more  PODS 2002»
14 years 6 months ago
Conjunctive Selection Conditions in Main Memory
We consider the fundamental operation of applying a conjunction of selection conditions to a set of records. With large main memories available cheaply, systems may choose to keep...
Kenneth A. Ross
HPDC
2010
IEEE
13 years 6 months ago
A GPU accelerated storage system
Massively multicore processors, like, for example, Graphics Processing Units (GPUs), provide, at a comparable price, a one order of magnitude higher peak performance than traditio...
Abdullah Gharaibeh, Samer Al-Kiswany, Sathish Gopa...