1742 search results - page 266 / 349 » Embedded MPLS Architecture |
135
click to vote
IPPS
2006
IEEE
15 years 10 months ago
2006
IEEE
This paper presents the hardware architecture of DynaCORE, a dynamically reconfigurable system-on-chip for network applications. DynaCORE is an application specific coprocessor ...
176
click to vote
PARELEC
2006
IEEE
15 years 10 months ago
2006
IEEE
We have developed an application-driven methodology for implementing parallel and heterogeneous programmable platforms. We deploy our flow for network access platforms where we h...
158
click to vote
RTAS
2006
IEEE
15 years 10 months ago
2006
IEEE
Multicore architectures, which have multiple processing units on a single chip, are widely viewed as a way to achieve higher processor performance, given that thermal and power pr...
151
click to vote
DAC
2006
ACM
15 years 10 months ago
2006
ACM
Reduction of the on-chip memory size is a key issue in video codec system design. Because video codec applications involve complex algorithms that are both data-intensive and cont...
120
click to vote
ACSD
2005
IEEE
15 years 10 months ago
2005
IEEE
The objective of this paper is to present how to design a system that can accommodate additional functionality with either no changes to the design or adding architectural modules...