Sciweavers

3134 search results - page 175 / 627
» Embedded System Design for Network Time Synchronization
Sort
View
ISLPED
2000
ACM
68views Hardware» more  ISLPED 2000»
15 years 8 months ago
Speeding up power estimation of embedded software
Power is increasingly becoming a design constraint for embedded systems. A processor is responsible for energy consumption on account of the software component of the embedded sys...
Akshaye Sama, J. F. M. Theeuwen, M. Balakrishnan
ECRTS
1998
IEEE
15 years 8 months ago
Facilitating worst-case execution times analysis for optimized code
In this paper we present co-transformation, a novel approach to the mapping of execution information from the source code of a program to the object code for the purpose of worst-...
Jakob Engblom, Andreas Ermedahl, Peter Altenbernd
ACMACE
2007
ACM
15 years 7 months ago
Remote augmented reality for multiple players over network
Augmented Reality (AR) in multimedia gaming is a dynamic and exciting field of research. One of the challenges is to have multiple users interacting in the networked augmented rea...
Daniel Chun-Ming Leung, Pak-Shing Au, Irwin King, ...
DATE
2003
IEEE
135views Hardware» more  DATE 2003»
15 years 9 months ago
Estimation of Bus Performance for a Tuplespace in an Embedded Architecture
This paper describes a design methodology for the estimation of bus performance of a tuplespace for factory automation. The need of a tuplespace is motivated by the characteristic...
Nicola Drago, Franco Fummi, Marco Monguzzi, Giovan...
DAC
2006
ACM
16 years 4 months ago
Efficient detection and exploitation of infeasible paths for software timing analysis
Accurate estimation of the worst-case execution time (WCET) of a program is important for real-time embedded software. Static WCET estimation involves program path analysis and ar...
Vivy Suhendra, Tulika Mitra, Abhik Roychoudhury, T...