Sciweavers

3134 search results - page 220 / 627
» Embedded System Design for Network Time Synchronization
Sort
View
ICCAD
2001
IEEE
91views Hardware» more  ICCAD 2001»
16 years 1 months ago
A System for Synthesizing Optimized FPGA Hardware from MATLAB
Efficient high level design tools that can map behavioral descriptions to FPGA architectures are one of the key requirements to fully leverage FPGA for high throughput computatio...
Malay Haldar, Anshuman Nayak, Alok N. Choudhary, P...
RTAS
2011
IEEE
14 years 8 months ago
ARCH: Practical Channel Hopping for Reliable Home-Area Sensor Networks
Abstract—Home area networks (HANs) promise to enable sophisticated home automation applications such as smart energy usage and assisted living. However, recent empirical study of...
Mo Sha, Gregory Hackmann, Chenyang Lu
RTAS
2006
IEEE
15 years 10 months ago
Impact of Upper Layer Adaptation on End-to-end Delay Management in Wireless Ad Hoc Networks
A good amount of research has been developed to support QoS issues in IEEE 802.11 ad hoc networks, such as QoS routing, MAC layer QoS support, and cross-layer QoS design. However,...
Wenbo He, Klara Nahrstedt
HT
2004
ACM
15 years 9 months ago
Hypertext versioning for embedded link models
In this paper, we describe Chrysant, a hypertext version control system for embedded link models. Chrysant provides generalpurpose versioning capability to hypertext systems with ...
Kai Pan, E. James Whitehead Jr., Guozheng Ge
ASPLOS
2000
ACM
15 years 8 months ago
System Architecture Directions for Networked Sensors
Technological progress in integrated, low-power, CMOS communication devices and sensors makes a rich design space of networked sensors viable. They can be deeply embedded in the p...
Jason L. Hill, Robert Szewczyk, Alec Woo, Seth Hol...