Sciweavers

3134 search results - page 250 / 627
» Embedded System Design for Network Time Synchronization
Sort
View
122
Voted
RTAS
2000
IEEE
15 years 8 months ago
Policing Offloaded
Policing of incoming packets can produce very high load in worst-case situations on a receiving computer. In realtime systems, resources must be allocated for such worstcase situa...
Uwe Dannowski, Hermann Härtig
CODES
2002
IEEE
15 years 9 months ago
Worst-case performance analysis of parallel, communicating software processes
In this paper we present a method to perform static timing analysis of SystemC models, that describe parallel, communicating software processes.The paper combines a worstcase exec...
Axel Siebenborn, Oliver Bringmann, Wolfgang Rosens...
229
Voted

Publication
194views
17 years 3 months ago
Design and Simulation of ATM-ABR End System Congestion Control
We develop a simulation model for the ATM ABR service, and use it to engineer ABR congestion control behavior. Although significant work has been performed on ABR rate allocation a...
Sonia Fahmy, Raj Jain, Rohit Goyal and Bobby Vanda...
HPDC
2012
IEEE
13 years 7 months ago
VNET/P: bridging the cloud and high performance computing through fast overlay networking
networking with a layer 2 abstraction provides a powerful model for virtualized wide-area distributed computing resources, including for high performance computing (HPC) on collec...
Lei Xia, Zheng Cui, John R. Lange, Yuan Tang, Pete...
ICCAD
2008
IEEE
109views Hardware» more  ICCAD 2008»
16 years 1 months ago
Verifying external interrupts of embedded microprocessor in SoC with on-chip bus
—The microprocessor verification challenge becomes higher in the on-chip bus (OCB) than in the unit-level. Especially for the external interrupts, since they interface with othe...
Fu-Ching Yang, Jing-Kun Zhong, Ing-Jer Huang