Sciweavers

3134 search results - page 331 / 627
» Embedded System Design for Network Time Synchronization
Sort
View
GLVLSI
2009
IEEE
131views VLSI» more  GLVLSI 2009»
15 years 11 months ago
Octilinear redistributive routing in bump arrays
This paper proposes a scheme for automatic re-distribution layer (RDL) routing, which is used in chip-package connections. Traditional RDL routing designs are mostly performed man...
Renshen Wang, Chung-Kuan Cheng
167
Voted
SBRN
2000
IEEE
15 years 9 months ago
Non-Linear Modelling and Chaotic Neural Networks
This paper proposes a simple methodology to construct an iterative neural network which mimics a given chaotic time series. The methodology uses the Gamma test to identify a suita...
Antonia J. Jones, Steve Margetts, Peter Durrant, A...
COLCOM
2007
IEEE
15 years 11 months ago
Multicasting in groupware?
— While multicast has been studied extensively in many domains such as content streaming and file sharing, there is little research applying it to synchronous collaborations invo...
Sasa Junuzovic, Prasun Dewan
ASPDAC
2004
ACM
107views Hardware» more  ASPDAC 2004»
15 years 10 months ago
Fast, predictable and low energy memory references through architecture-aware compilation
The design of future high-performance embedded systems is hampered by two problems: First, the required hardware needs more energy than is available from batteries. Second, curren...
Peter Marwedel, Lars Wehmeyer, Manish Verma, Stefa...
FPL
2008
Springer
138views Hardware» more  FPL 2008»
15 years 6 months ago
An efficient run-time router for connecting modules in FPGAS
It is often desirable to change the logic and/or the connections within an FPGA design on-the-fly without the benefit of a workstation or vendor CAD software. This paper presents ...
Jorge Surís, Cameron Patterson, Peter Athan...