Sciweavers

1042 search results - page 146 / 209
» Embedded Systems Design: Optimization Challenges
Sort
View
RTAS
2008
IEEE
15 years 9 months ago
Throttling On-Disk Schedulers to Meet Soft-Real-Time Requirements
To achieve better throughput, many hard drive manufacturers use internal queues and scheduling to take advantage of vendor-specific characteristics and knowledge. While this tren...
Mark J. Stanovich, Theodore P. Baker, An-I Andy Wa...
123
Voted
APCCAS
2006
IEEE
323views Hardware» more  APCCAS 2006»
15 years 9 months ago
Real-Time Implementation of a Particle Filter with Integrated Voice Activity Detector for Acoustic Speaker Tracking
— In noisy and reverberant environments, the problem of acoustic source localisation and tracking (ASLT) using an array of microphones presents a number of challenging difficult...
Anders M. Johansson, Eric A. Lehmann, Sven Nordhol...
FPL
2009
Springer
117views Hardware» more  FPL 2009»
15 years 8 months ago
Data parallel FPGA workloads: Software versus hardware
Commercial soft processors are unable to effectively exploit the data parallelism present in many embedded systems workloads, requiring FPGA designers to exploit it (laboriously) ...
Peter Yiannacouras, J. Gregory Steffan, Jonathan R...
ICCAD
2002
IEEE
106views Hardware» more  ICCAD 2002»
16 years 5 days ago
Throughput-driven IC communication fabric synthesis
As the scale of system integration continues to grow, the on-chip communication becomes the ultimate bottleneck of system performance and the primary determinant of system archite...
Tao Lin, Lawrence T. Pileggi
134
Voted
DATE
2008
IEEE
145views Hardware» more  DATE 2008»
15 years 9 months ago
Minimizing Virtual Channel Buffer for Routers in On-chip Communication Architectures
We present a novel methodology for design space exploration using a two-steps scheme to optimize the number of virtual channel buffers (buffers take the premier share of the route...
Mohammad Abdullah Al Faruque, Jörg Henkel