Sciweavers

21 search results - page 3 / 5
» Embedded Timing Analysis: A SoC Infrastructure
Sort
View
ICECCS
1996
IEEE
109views Hardware» more  ICECCS 1996»
15 years 1 months ago
Dynamically Reconfigurable Embedded Software - Does It Make Sense?
A dynamically reconfigurable real-time software (DRRTS) paradigm can be used effectively in the design of embedded systems to provide many major advantages over conventional softw...
David B. Stewart, Gaurav Arora
RTAS
2005
IEEE
15 years 3 months ago
Timing Analysis of TCP Servers for Surviving Denial-of-Service Attacks
— Denial-of-service attacks are becoming more frequent and sophisticated. Researchers have proposed a variety of defenses, including better system configurations, infrastructure...
V. Krishna Nandivada, Jens Palsberg
RTAS
2008
IEEE
15 years 4 months ago
A Switch Design for Real-Time Industrial Networks
The convergence of computers and the physical world is the theme for next generation networking research. This trend calls for real-time network infrastructure, which requires a h...
Qixin Wang, Sathish Gopalakrishnan, Xue Liu, Lui S...
PVLDB
2010
168views more  PVLDB 2010»
14 years 8 months ago
Active Complex Event Processing: Applications in Real-Time Health Care
Our analysis of many real-world event based applications has revealed that existing Complex Event Processing technology (CEP), while effective for efficient pattern matching on e...
Di Wang, Elke A. Rundensteiner, Richard Ellison, H...
ETS
2007
IEEE
94views Hardware» more  ETS 2007»
15 years 3 months ago
An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy
An efficient on-chip infrastructure for memory test and repair is crucial to enhance yield and availability of SoCs. Therefore embedded memories are commonly equipped with spare r...
Philipp Öhler, Sybille Hellebrand, Hans-Joach...