Sciweavers

855 search results - page 94 / 171
» Embedded core testing using genetic algorithms
Sort
View
CODES
2005
IEEE
15 years 8 months ago
Power-smart system-on-chip architecture for embedded cryptosystems
In embedded cryptosystems, sensitive information can leak via timing, power, and electromagnetic channels. We introduce a novel power-smart system-on-chip architecture that provid...
Radu Muresan, Haleh Vahedi, Y. Zhanrong, Stefano G...
ICSE
2010
IEEE-ACM
15 years 5 months ago
SMT-based bounded model checking for multi-threaded software in embedded systems
The transition from single-core to multi-core processors has made multi-threaded software an important subject over the last years in computer-aided verification. Model checkers ...
Lucas Cordeiro
FPL
2004
Springer
94views Hardware» more  FPL 2004»
15 years 8 months ago
Evaluating Fault Emulation on FPGA
Abstract. We present an evaluation of accelerating fault simulation by hardware emulation on FPGA. Fault simulation is an important subtask in test pattern generation and it is fre...
Peeter Ellervee, Jaan Raik, Valentin Tihhomirov, K...
EVOW
2005
Springer
15 years 8 months ago
Self-Adapting Evolutionary Parameters: Encoding Aspects for Combinatorial Optimization Problems
Abstract. Evolutionary algorithms are powerful tools in search and optimization tasks with several applications in complex engineering problems. However, setting all associated par...
Marcos H. Maruo, Heitor S. Lopes, Myriam Regattier...
CEC
2003
IEEE
15 years 8 months ago
An evolutionary approach for reducing the switching activity in address buses
In this paper we present two new approaches based on genetic algorithms (GA) to reduce power consumption by communication buses in an embedded system. The first approach makes it ...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi,...