Sciweavers

1501 search results - page 80 / 301
» Energy Aware Software
Sort
View
DATE
2005
IEEE
140views Hardware» more  DATE 2005»
15 years 11 months ago
Quality-Driven Proactive Computation Elimination for Power-Aware Multimedia Processing
We present a novel, quality-driven, architectural-level approach that trades-off the output quality to enable power-aware processing of multimedia streams. The error tolerance of ...
Shrirang M. Yardi, Michael S. Hsiao, Thomas L. Mar...
EUROPAR
2005
Springer
15 years 11 months ago
Improving Instruction Delivery with a Block-Aware ISA
Instruction delivery is a critical component for wide-issue processors since its bandwidth and accuracy place an upper limit on performance. The processor front-end accuracy and ba...
Ahmad Zmily, Earl Killian, Christos Kozyrakis
ISHPC
2003
Springer
15 years 11 months ago
Improving Memory Latency Aware Fetch Policies for SMT Processors
Abstract. In SMT processors several threads run simultaneously to increase available ILP, sharing but competing for resources. The instruction fetch policy plays a key role, determ...
Francisco J. Cazorla, Enrique Fernández, Al...
DATE
2010
IEEE
131views Hardware» more  DATE 2010»
15 years 11 months ago
GentleCool: Cooling aware proactive workload scheduling in multi-machine systems
—In state of the art systems, workload scheduling and server fan speed operate independently leading to cooling inefficiencies. In this work we propose GentleCool, a proactive m...
Raid Ayoub, Shervin Sharifi, Tajana Simunic Rosing
DATE
2004
IEEE
114views Hardware» more  DATE 2004»
15 years 10 months ago
Power Aware Variable Partitioning and Instruction Scheduling for Multiple Memory Banks
Many high-end DSP processors employ both multiple memory banks and heterogeneous register files to improve performance and power consumption. The complexity of such architectures ...
Zhong Wang, Xiaobo Sharon Hu