Sciweavers

42 search results - page 6 / 9
» Energy Recovering ASIC Design
Sort
View
95
Voted
PERCOM
2010
ACM
14 years 10 months ago
Security analysis of reliable transport layer protocols for wireless sensor networks
End-to-end reliability of communications is an important requirement in many applications of wireless sensor networks. For this reason, a number of reliable transport protocols sp...
Levente Buttyán, L. Csik
86
Voted
DATE
2005
IEEE
96views Hardware» more  DATE 2005»
15 years 5 months ago
DVS for On-Chip Bus Designs Based on Timing Error Correction
On-chip buses are typically designed to meet performance constraints at worst-case conditions, including process corner, temperature, IR-drop, and neighboring net switching patter...
Himanshu Kaul, Dennis Sylvester, David Blaauw, Tre...
117
Voted
VLSID
2007
IEEE
206views VLSI» more  VLSID 2007»
16 years 1 days ago
MAX: A Multi Objective Memory Architecture eXploration Framework for Embedded Systems-on-Chip
Today's feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at a low cost and l...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...
TVLSI
2008
139views more  TVLSI 2008»
14 years 11 months ago
Ternary CAM Power and Delay Model: Extensions and Uses
Applications in computer networks often require high throughput access to large data structures for lookup and classification. While advanced algorithms exist to speed these search...
Banit Agrawal, Timothy Sherwood
89
Voted
CODES
2007
IEEE
15 years 6 months ago
Scheduling and voltage scaling for energy/reliability trade-offs in fault-tolerant time-triggered embedded systems
In this paper we present an approach to the scheduling and voltage scaling of low-power fault-tolerant hard real-time applications mapped on distributed heterogeneous embedded sys...
Paul Pop, Kåre Harbo Poulsen, Viacheslav Izo...