114 search results - page 16 / 23 » Energy-efficient FPGA interconnect design |
109
click to vote
ASAP
2007
IEEE
15 years 3 months ago
2007
IEEE
Interconnect validation is an important early step toward global SoC (System-On-Chip) validation. Fast performances evaluation and design space exploration for NoCs (Networks-On-C...
131
click to vote
FPGA
2010
ACM
15 years 10 months ago
2010
ACM
Guarded evaluation is a power reduction technique that involves identifying sub-circuits (within a larger circuit) whose inputs can be held constant (guarded) at specific times d...
105
click to vote
DAC
2002
ACM
16 years 2 months ago
2002
ACM
Tools and a design methodology have been developed to support partial run-time reconfiguration of FPGA logic on the Field Programmable Port Extender. High-speed Internet packet pr...
138
click to vote
FCCM
2002
IEEE
15 years 6 months ago
2002
IEEE
Reconfigurable systems, and in particular, FPGA-based custom computing machines, offer a unique opportunity to define application-specific architectures. These architectures offer...
156
click to vote
FPGA
2003
ACM
15 years 7 months ago
2003
ACM
This paper describes the hardware implementation of a real-time, large-scale, multi-chip FPGA (Field Programmable Gate Array) based emulation engine with a capacity of 10 million ...