Sciweavers

313 search results - page 24 / 63
» Error Correction Based on Verification Techniques
Sort
View
57
Voted
ISCAS
2003
IEEE
108views Hardware» more  ISCAS 2003»
15 years 2 months ago
An extended radix-based digital calibration technique for multi-stage ADC
A radix-based digital self-calibration technique for multistage analog-to-digital converter(ADC) is presented. This technique can correct errors due to capacitor mismatch and fin...
Jipeng Li, Un-Ku Moon
61
Voted
DATE
2007
IEEE
108views Hardware» more  DATE 2007»
15 years 4 months ago
Evaluation of design for reliability techniques in embedded flash memories
Non-volatile Flash memories are becoming more and more popular in Systems-on-Chip (SoC). Embedded Flash (eFlash) memories are based on the well-known floatinggate transistor conce...
Benoît Godard, Jean Michel Daga, Lionel Torr...
ICCTA
2007
IEEE
15 years 1 months ago
Register Sharing Verification During Data-Path Synthesis
The variables of the high-level specifications and the automatically generated temporary variables are mapped on to the data-path registers during data-path synthesis phase of hig...
Chandan Karfa, Chittaranjan A. Mandal, Dipankar Sa...
106
Voted
DAC
2005
ACM
15 years 10 months ago
StressTest: an automatic approach to test generation via activity monitors
The challenge of verifying a modern microprocessor design is an overwhelming one: Increasingly complex micro-architectures combined with heavy time-to-market pressure have forced ...
Ilya Wagner, Valeria Bertacco, Todd M. Austin
ICCAD
2007
IEEE
131views Hardware» more  ICCAD 2007»
15 years 6 months ago
Low-overhead design technique for calibration of maximum frequency at multiple operating points
— Determination of maximum operating frequencies (Fmax) during manufacturing test at different operating voltages is required to: (a) to ensure that, for a Dynamic Voltage and Fr...
Somnath Paul, Sivasubramaniam Krishnamurthy, Hamid...