Sciweavers

1534 search results - page 131 / 307
» Error Reporting Logic
Sort
View
QSIC
2007
IEEE
15 years 10 months ago
Model Checking Security Pattern Compositions
Security patterns capture best practice on secure software design and development. They document typical solutions to security problems. To ensure security, large software system ...
Jing Dong, Tu Peng, Yajing Zhao
VTS
2005
IEEE
89views Hardware» more  VTS 2005»
15 years 10 months ago
Synthesis of Low Power CED Circuits Based on Parity Codes
An automated design procedure is described for synthesizing circuits with low power concurrent error detection. It is based on pre-synthesis selection of a parity-check code follo...
Shalini Ghosh, Sugato Basu, Nur A. Touba
CODES
2004
IEEE
15 years 8 months ago
System-on-chip validation using UML and CWL
In this paper, a novel method for high-level specification and validation of SoC designs using UML is proposed. UML is introduced as a formal model of specification for SoC design...
Qiang Zhu, Ryosuke Oishi, Takashi Hasegawa, Tsuneo...
DSN
2004
IEEE
15 years 8 months ago
Does Your Result Checker Really Check?
A result checker is a program that checks the output of the computation of the observed program for correctness. Introduced originally by Blum, the result checking paradigm has pr...
Lan Guo, Supratik Mukhopadhyay, Bojan Cukic
GIS
2005
ACM
16 years 5 months ago
In-network surface simplification for sensor fields
Recent research literature on sensor network databases has focused on finding ways to perform in-network aggregation of sensor readings to reduce the message cost. However, with t...
Brian Harrington, Yan Huang