1534 search results - page 132 / 307 » Error Reporting Logic |
122
click to vote
ISSTA
2000
ACM
15 years 8 months ago
2000
ACM
—Before designing safety- or mission-critical real-time systems, a specification of the required behavior of the system should be produced and reviewed by domain experts. After ...
132
click to vote
HASE
2008
IEEE
15 years 4 months ago
2008
IEEE
In this paper, we propose a randomization based technique to verify whether a manufactured chip conforms to its design or is infected by any trojan circuit. A trojan circuit can be...
135
click to vote
ENTCS
2007
15 years 4 months ago
2007
There have been several research works that analyze and optimize programs using temporal logic. However, no evaluation of optimization time or execution time of these implementati...
117
click to vote
DATE
2007
IEEE
15 years 10 months ago
2007
IEEE
Cryptographic embedded systems are vulnerable to Differential Power Analysis (DPA) attacks. In this paper, we propose a logic design style, called as Precharge Masked Reed-Muller ...
126
click to vote
ESWS
2007
Springer
15 years 10 months ago
2007
Springer
In an open, constantly changing and collaborative environment like the forthcoming Semantic Web, it is reasonable to expect that knowledge sources will contain noise and inaccuraci...