Sciweavers

1534 search results - page 30 / 307
» Error Reporting Logic
Sort
View
ISLPED
2009
ACM
154views Hardware» more  ISLPED 2009»
15 years 2 months ago
Experimental analysis of sequence dependence on energy saving for error tolerant image processing
We present experimental analysis to exploit the sequence dependence on energy saving in error tolerant image processing. Our analysis shows that the error distributions depend not...
Se Hun Kim, Saibal Mukhopadhyay, Wayne Wolf
EHCI
2001
14 years 11 months ago
Detecting Multiple Classes of User Errors
Abstract. Systematic user errors commonly occur in the use of interactive systems. We describe a formal reusable user model implemented in higher-order logic that can be used for m...
Paul Curzon, Ann Blandford
ICCAD
2007
IEEE
116views Hardware» more  ICCAD 2007»
15 years 6 months ago
Device and architecture concurrent optimization for FPGA transient soft error rate
Late CMOS scaling reduces device reliability, and existing work has studied the permanent SER (soft error rate) for configuration memory in FPGA extensively. In this paper, we sh...
Yan Lin, Lei He
ITC
2000
IEEE
101views Hardware» more  ITC 2000»
15 years 2 months ago
Which concurrent error detection scheme to choose ?
Concurrent error detection (CED) techniques (based on hardware duplication, parity codes, etc.) are widely used to enhance system dependability. All CED techniques introduce some ...
Subhasish Mitra, Edward J. McCluskey
DSD
2006
IEEE
113views Hardware» more  DSD 2006»
14 years 12 months ago
Cascade Scheme for Concurrent Errors Detection
The paper deals with synthesis technique for designing circuits with cascade errors detection. The proposed technique is based on partitioning a scheme into a number of cascades f...
Ilya Levin, Vladimir Ostrovsky, Osnat Keren, Vladi...