Sciweavers

1534 search results - page 67 / 307
» Error Reporting Logic
Sort
View
DAC
2008
ACM
15 years 11 months ago
On the role of timing masking in reliable logic circuit design
Soft errors, once only of concern in memories, are beginning to affect logic as well. Determining the soft error rate (SER) of a combinational circuit involves three main masking ...
Smita Krishnaswamy, Igor L. Markov, John P. Hayes
DATE
2005
IEEE
128views Hardware» more  DATE 2005»
15 years 3 months ago
On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs
Triple Modular Redundancy (TMR) is a suitable fault tolerant technique for SRAM-based FPGA. However, one of the main challenges in achieving 100% robustness in designs protected b...
Fernanda Lima Kastensmidt, Luca Sterpone, Luigi Ca...
CIBCB
2007
IEEE
15 years 4 months ago
Multiple Sequence Alignment using Fuzzy Logic
—DNA matching is a crucial step in sequence alignment. Since sequence alignment is an approximate matching process there is a need for good approximate algorithms. The process of...
Sara Nasser, Gregory Vert, Monica N. Nicolescu, Al...
ATVA
2010
Springer
93views Hardware» more  ATVA 2010»
14 years 8 months ago
A Specification Logic for Exceptions and Beyond
Exception handling is an important language feature for building more robust software programs. It is primarily concerned with capturing abnormal events, with the help of catch han...
Cristian Gherghina, Cristina David
COLING
1992
14 years 11 months ago
Towards Robust PATR
We report on the initial stages of development of a robust parsing system, to be used as part of The Editor's Assistant, a program that detects and corrects textual errors an...
Shona Douglas, Robert Dale