142 search results - page 12 / 29 » Estimating Energy Consumption for an MPSoC Architectural Exp... |
100
click to vote
DAC
2004
ACM
16 years 2 months ago
2004
ACM
The need for low-power, small factor secondary storage device has led to the widespread use of flash memory in embedded systems. The energy consumption of processor and flash base...
132
click to vote
TCAD
2002
15 years 1 months ago
2002
In this paper, an instruction-level energy model is proposed for the data-path of very long instruction word (VLIW) pipelined processors that can be used to provide accurate power ...
113
click to vote
ASPDAC
2009
ACM
15 years 8 months ago
2009
ACM
Abstract— In the context of a design space exploration framework for supporting the platform-based design approach, we address the problem of robustness with respect to manufactu...
119
Voted
ISLPED
1997
ACM
15 years 5 months ago
1997
ACM
Significand pre-alignment is a pre requisite for floating point additions. This paper1 addresses the architectural design and energy delay evaluation of a Low Power Barrel Switch ...
104
Voted
ICCAD
2001
IEEE
15 years 10 months ago
2001
IEEE
The aim of this work is to provide an elegant and accurate static execution timing model for 32-bit microprocessor instruction sets, covering also inter–instruction effects. Suc...