Sciweavers

1053 search results - page 125 / 211
» Estimating Execution Time of Distributed Applications
Sort
View
ICPADS
2006
IEEE
15 years 9 months ago
Loop Scheduling with Complete Memory Latency Hiding on Multi-core Architecture
The widening gap between processor and memory performance is the main bottleneck for modern computer systems to achieve high processor utilization. In this paper, we propose a new...
Chun Xue, Zili Shao, Meilin Liu, Mei Kang Qiu, Edw...
DSD
2003
IEEE
138views Hardware» more  DSD 2003»
15 years 8 months ago
A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture
Network on Chip (NoC) is a new paradigm for designing core based System on Chip which supports high degree of reusability and is scalable. In this paper we describe an efficient t...
Tang Lei, Shashi Kumar
EUROPAR
2008
Springer
15 years 5 months ago
An Analysis of HPC Benchmarks in Virtual Machine Environments
Abstract. Virtualization technology has been gaining acceptance in the scientific community due to its overall flexibility in running HPC applications. It has been reported that a ...
Anand Tikotekar, Geoffroy Vallée, Thomas Na...
PVM
2005
Springer
15 years 8 months ago
Calculation of Single-File Diffusion Using Grid-Enabled Parallel Generic Cellular Automata Simulation
Parallel execution of simulation runs has become indispensable in different research areas recently. One of the most promising and powerful models in science are cellular automata ...
Marcus Komann, Christian Kauhaus, Dietmar Fey
APPROX
2006
Springer
88views Algorithms» more  APPROX 2006»
15 years 7 months ago
Weighted Sum Coloring in Batch Scheduling of Conflicting Jobs
Motivated by applications in batch scheduling of jobs in manufacturing systems and distributed computing, we study two related problems. Given is a set of jobs {J1, . . . , Jn}, w...
Leah Epstein, Magnús M. Halldórsson,...