710 search results - page 30 / 142 » Estimating design time for system circuits |
ASYNC
2004
IEEE
15 years 3 months ago
2004
IEEE
This paper presents a decomposition method for speedindependent circuit design that is capable of significantly reducing the cost of synthesis. In particular, this method synthesi...
118
click to vote
CASES
2010
ACM
14 years 9 months ago
2010
ACM
Although cryptographic algorithms are designed to resist at least thousands of years of cryptoanalysis, implementing them with either software or hardware usually leaks additional...
ICCD
1995
IEEE
15 years 3 months ago
1995
IEEE
We describe thedesign of a high performance asynchronous SCSI Small Computer Systems Interface controller data path and the associated control circuits. The data path is an asyn...
EURODAC
1995
IEEE
15 years 3 months ago
1995
IEEE
This paper is focused on reducing the design time in a CAD framework environment by the optimal use of resources. A user-transparent load distribution system (Framework based LOad...
DATE
2010
IEEE
15 years 4 months ago
2010
IEEE
Abstract—This paper addresses the problem of execution time estimation for tasks in a software pipeline independent of the application structure or the underlying architecture. A...