710 search results - page 81 / 142 » Estimating design time for system circuits |
135
click to vote
CODES
2003
IEEE
15 years 5 months ago
2003
IEEE
In this paper, we describe a new methodology based on game theory for minimizing the average power of a circuit during scheduling in behavioral synthesis. The problem of schedulin...
DATE
2008
IEEE
15 years 6 months ago
2008
IEEE
The wiring effort and thus, the routability of electronic designs such as printed circuit boards, multi chip modules and single chip modules largely depends on the assignment of s...
ASAP
2007
IEEE
15 years 1 months ago
2007
IEEE
This paper explores the reliability of three different minimum fan-in majority gates full adder (FA) designs, and compares them to the performance of a standard XOR-based FA. The ...
VLSID
2003
IEEE
16 years 8 days ago
2003
IEEE
There is an increasing need for obtaining a reasonably accurate estimate of energy dissipation in SoC designs. Array structures have a significant contribution to the total system...
ICRA
2007
IEEE
15 years 6 months ago
2007
IEEE
— This paper describes realtime and robust tracking of a planar motion target by matched filter implemented on the CMOS+FPGA vision system. It is required to obtain positional a...