Sciweavers

710 search results - page 83 / 142
» Estimating design time for system circuits
Sort
View
SIGMETRICS
2009
ACM
103views Hardware» more  SIGMETRICS 2009»
15 years 6 months ago
Restrained utilization of idleness for transparent scheduling of background tasks
A common practice in system design is to treat features intended to enhance performance and reliability as low priority tasks by scheduling them during idle periods, with the goal...
Ningfang Mi, Alma Riska, Xin Li, Evgenia Smirni, E...
CODES
2008
IEEE
15 years 6 months ago
System-level mitigation of WID leakage power variability using body-bias islands
Adaptive Body Biasing (ABB) is a popularly used technique to mitigate the increasing impact of manufacturing process variations on leakage power dissipation. The efficacy of the ...
Siddharth Garg, Diana Marculescu
ISLPED
1998
ACM
69views Hardware» more  ISLPED 1998»
15 years 4 months ago
A unified approach in the analysis of latches and flip-flops for low-power systems
In this paper we propose a set of rules for consistent estimation of the real performance and power features of the latch and flip-flop structures. A new simulation and optimizati...
Vladimir Stojanovic, Vojin G. Oklobdzija, Raminder...
ISORC
2008
IEEE
15 years 6 months ago
Usability Aspects of WCET Analysis
Knowing the program timing characteristics is fundamental to the successful design and execution of real-time systems. A critical timing measure is the worst-case execution time (...
Jan Gustafsson
ISPD
2003
ACM
92views Hardware» more  ISPD 2003»
15 years 5 months ago
Benchmarking for large-scale placement and beyond
Over the last five years the VLSI Placement community achieved great strides in the understanding of placement problems, developed new high-performance algorithms, and achieved i...
Saurabh N. Adya, Mehmet Can Yildiz, Igor L. Markov...