Sciweavers

710 search results - page 86 / 142
» Estimating design time for system circuits
Sort
View
LCTRTS
2010
Springer
15 years 4 months ago
Cache vulnerability equations for protecting data in embedded processor caches from soft errors
Continuous technology scaling has brought us to a point, where transistors have become extremely susceptible to cosmic radiation strikes, or soft errors. Inside the processor, cac...
Aviral Shrivastava, Jongeun Lee, Reiley Jeyapaul
DSRT
2005
IEEE
15 years 5 months ago
Modeling Real-Time Distributed Simulation Message Flow in an Open Network
Understanding the characteristics of information flow in large scale real-time distributed virtual simulations (RT-DVS) is important for the development of network services that a...
Dennis M. Moen, J. Mark Pullen
MOBISYS
2004
ACM
15 years 11 months ago
Tracking Moving Devices with the Cricket Location System
We study the problem of tracking a moving device under two indoor location architectures: an active mobile architecture and a passive mobile architecture. In the former, the infra...
Adam Smith, Hari Balakrishnan, Michel Goraczko, Ni...
DFT
1999
IEEE
125views VLSI» more  DFT 1999»
15 years 4 months ago
Algorithms for Efficient Runtime Fault Recovery on Diverse FPGA Architectures
The inherent redundancy and in-the-field reconfiguration capabilities of field programmable gate arrays (FPGAs) provide alternatives to integrated circuit redundancy-based fault r...
John Lach, William H. Mangione-Smith, Miodrag Potk...
ISCAS
2007
IEEE
126views Hardware» more  ISCAS 2007»
15 years 6 months ago
Optimal Body Biasing for Minimum Leakage Power in Standby Mode
— This paper describes a new power minimizing method by optimizing supply voltage control and minimizing leakage in active and standby modes, respectively. In the active mode, th...
Kyung Ki Kim, Yong-Bin Kim