Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
201
search results - page 41 / 41
»
Estimating the Parallel Start-Up Overhead for Parallelizing ...
Sort
relevance
views
votes
recent
update
View
thumb
title
175
Voted
TVLSI
2010
262
views
Artificial Intelligence
»
more
TVLSI 2010
»
C-Pack: A High-Performance Microprocessor Cache Compression Algorithm
14 years 9 months ago
Download
ziyang.eecs.umich.edu
Microprocessor designers have been torn between tight constraints on the amount of on-chip cache memory and the high latency of off-chip memory, such as dynamic random access memor...
Xi Chen, Lei Yang, Robert P. Dick, Li Shang, Haris...
claim paper
Read More »
« Prev
« First
page 41 / 41
Last »
Next »