Sciweavers

851 search results - page 120 / 171
» Evaluating Performance Attributes of Layered Software Archit...
Sort
View
158
Voted
CODES
2008
IEEE
16 years 18 days ago
Don't forget memories: a case study redesigning a pattern counting ASIC circuit for FPGAs
Modern embedded compute platforms increasingly contain both microprocessors and field-programmable gate arrays (FPGAs). The FPGAs may implement accelerators or other circuits to s...
David Sheldon, Frank Vahid
200
Voted
3DIC
2009
IEEE
263views Hardware» more  3DIC 2009»
15 years 9 months ago
3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)
Abstract— Networks-on-chip (NoC) is emerging as a key onchip communication architecture for multiprocessor systemson-chip (MPSoC). In traditional electronic NoCs, high bandwidth ...
Yaoyao Ye, Lian Duan, Jiang Xu, Jin Ouyang, Mo Kwa...
PVM
2007
Springer
16 years 7 days ago
Distributed Real-Time Computing with Harness
Abstract. Modern parallel and distributed computing solutions are often built onto a “middleware” software layer providing a higher and common level of service between computat...
Emanuele Di Saverio, Marco Cesati, Christian Di Bi...
NETGAMES
2006
ACM
16 years 2 days ago
On the support for heterogeneity in networked virtual environment
This paper presents our ongoing research activity to design and implement a framework for an networked virtual environment (NVE) that efficiently supports both hardware and softwa...
Hiroshi Fujinoki
SENSYS
2009
ACM
16 years 28 days ago
Collection tree protocol
This paper presents and evaluates two principles for wireless routing protocols. The first is datapath validation: data traffic quickly discovers and fixes routing inconsistenc...
Omprakash Gnawali, Rodrigo Fonseca, Kyle Jamieson,...