851 search results - page 140 / 171 » Evaluating Performance Attributes of Layered Software Archit... |
EUROPAR
2010
Springer
15 years 3 months ago
2010
Springer
Mutual exclusion locks limit concurrency but offer low latency. Software transactional memory (STM) typically has higher latency, but scales well. In this paper we propose transac...
142
Voted
PLDI
2005
ACM
15 years 7 months ago
2005
ACM
Speculative parallelization can provide significant sources of additional thread-level parallelism, especially for irregular applications that are hard to parallelize by conventio...
95
Voted
HICSS
1998
IEEE
15 years 6 months ago
1998
IEEE
The National Institute of Standards and Technology (NIST) has developed a form-based handprint recognition system for reading information written on forms. This public domain soft...
116
click to vote
CODES
2004
IEEE
15 years 5 months ago
2004
IEEE
Single chip heterogeneous multiprocessors are arising to meet the computational demands of portable and handheld devices. These computing systems are not fully custom designs trad...
ERSA
2006
15 years 3 months ago
2006
Reconfigurable supercomputing (RSC) combines programmable logic chips with high performance microprocessors, all communicating over a high bandwidth, low latency interconnection n...