Sciweavers

851 search results - page 151 / 171
» Evaluating Performance Attributes of Layered Software Archit...
Sort
View
ISPDC
2010
IEEE
15 years 9 days ago
Resource-Aware Compiler Prefetching for Many-Cores
—Super-scalar, out-of-order processors that can have tens of read and write requests in the execution window place significant demands on Memory Level Parallelism (MLP). Multi- ...
George C. Caragea, Alexandros Tzannes, Fuat Keceli...
DAC
2008
ACM
15 years 3 months ago
Application mapping for chip multiprocessors
The problem attacked in this paper is one of automatically mapping an application onto a Network-on-Chip (NoC) based chip multiprocessor (CMP) architecture in a locality-aware fas...
Guangyu Chen, Feihui Li, Seung Woo Son, Mahmut T. ...
IHI
2012
249views Healthcare» more  IHI 2012»
13 years 9 months ago
An intelligent web-based decision support tool for enhancing asthma guideline adherence
Asthma is a leading chronic disease of children and currently affects about 6.2 million (8.5%) children in the United States. National Asthma Education and Prevention Program (NAE...
Jinbo Bi, Arun Abraham
ASPLOS
2004
ACM
15 years 7 months ago
An ultra low-power processor for sensor networks
We present a novel processor architecture designed specifically for use in low-power wireless sensor-network nodes. Our sensor network asynchronous processor (SNAP/LE) is based on...
Virantha N. Ekanayake, Clinton Kelly IV, Rajit Man...
135
Voted
CODES
2003
IEEE
15 years 7 months ago
A multiobjective optimization model for exploring multiprocessor mappings of process networks
In the Sesame framework, we develop a modeling and simulation environment for the efficient design space exploration of heterogeneous embedded systems. Since Sesame recognizes se...
Cagkan Erbas, Selin C. Erbas, Andy D. Pimentel