Sciweavers

196 search results - page 23 / 40
» Evaluating Performance Characteristics of SIP over IPv6
Sort
View
GECCO
2010
Springer
196views Optimization» more  GECCO 2010»
15 years 5 months ago
Using synthetic test suites to empirically compare search-based and greedy prioritizers
The increase in the complexity of modern software has led to the commensurate growth in the size and execution time of the test suites for these programs. In order to address this...
Zachary D. Williams, Gregory M. Kapfhammer
102
Voted
ISCA
2009
IEEE
189views Hardware» more  ISCA 2009»
15 years 7 months ago
Hybrid cache architecture with disparate memory technologies
Caching techniques have been an efficient mechanism for mitigating the effects of the processor-memory speed gap. Traditional multi-level SRAM-based cache hierarchies, especially...
Xiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, Ra...
106
Voted
ISPD
2004
ACM
97views Hardware» more  ISPD 2004»
15 years 5 months ago
Implementation and extensibility of an analytic placer
Automated cell placement is a critical problem in VLSI physical design. New analytical placement methods that simultaneously spread cells and optimize wirelength have recently rec...
Andrew B. Kahng, Qinke Wang
PAM
2009
Springer
15 years 7 months ago
Multi-layer Monitoring of Overlay Networks
Abstract. Monitoring end-to-end paths in an overlay network is essential for evaluating end-system performance and for troubleshooting anomalous behavior. However, conducting measu...
Mehmet Demirci, Samantha Lo, Srinivasan Seetharama...
JSSPP
2009
Springer
15 years 7 months ago
Competitive Two-Level Adaptive Scheduling Using Resource Augmentation
Abstract. As multi-core processors proliferate, it has become more important than ever to ensure efficient execution of parallel jobs on multiprocessor systems. In this paper, we s...
Hongyang Sun, Yangjie Cao, Wen-Jing Hsu