Sciweavers

65 search results - page 10 / 13
» Evaluating register file size in ASIP design
Sort
View
ISCA
2011
IEEE
313views Hardware» more  ISCA 2011»
14 years 1 months ago
FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template
A growing body of work has compiled a strong case for the single-ISA heterogeneous multi-core paradigm. A single-ISA heterogeneous multi-core provides multiple, differently-design...
Niket Kumar Choudhary, Salil V. Wadhavkar, Tanmay ...
LREC
2010
176views Education» more  LREC 2010»
14 years 11 months ago
TTS Evaluation Campaign with a Common Spanish Database
This paper describes the first TTS evaluation campaign designed for Spanish. Seven research institutions took part in the evaluation campaign and developed a voice from a common s...
Iñaki Sainz, Eva Navas, Inma Hernáez...
93
Voted
CF
2009
ACM
15 years 4 months ago
Mapping the LU decomposition on a many-core architecture: challenges and solutions
Recently, multi-core architectures with alternative memory subsystem designs have emerged. Instead of using hardwaremanaged cache hierarchies, they employ software-managed embedde...
Ioannis E. Venetis, Guang R. Gao
WWW
2006
ACM
15 years 10 months ago
The web structure of e-government - developing a methodology for quantitative evaluation
In this paper we describe preliminary work that examines whether statistical properties of the structure of websites can be an informative measure of their quality. We aim to deve...
Vaclav Petricek, Tobias Escher, Ingemar J. Cox, He...
CONEXT
2009
ACM
14 years 10 months ago
Feasibility of content dissemination between devices in moving vehicles
We investigate the feasibility of content distribution between devices mounted in moving vehicles using commodity WiFi. We assume that each device stores content in a set of files...
Thomas Zahn, Greg O'Shea, Antony I. T. Rowstron