Sciweavers

65 search results - page 7 / 13
» Evaluating register file size in ASIP design
Sort
View
SBACPAD
2005
IEEE
139views Hardware» more  SBACPAD 2005»
15 years 3 months ago
Chained In-Order/Out-of-Order DoubleCore Architecture
Complexity is one of the most important problems facing microarchitects. It is exacerbated by the application of optimizations, by scaling to higher issue widths and, in general, ...
Miquel Pericàs, Adrián Cristal, Rube...
86
Voted
TPDS
2010
116views more  TPDS 2010»
14 years 7 months ago
FS2You: Peer-Assisted Semipersistent Online Hosting at a Large Scale
—It has been widely acknowledged that online file hosting systems within the “cloud” of the Internet have provided valuable services to end users who wish to share files of a...
Fangming Liu, Ye Sun, Bo Li, Baochun Li, Xinyan Zh...
DAC
1997
ACM
15 years 1 months ago
Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures
—Many application-specific architectures provide indirect addressing modes with auto-increment/decrement arithmetic. Since these architectures generally do not feature an indexe...
Ashok Sudarsanam, Stan Y. Liao, Srinivas Devadas
91
Voted
USENIX
2000
14 years 10 months ago
FiST: A Language for Stackable File Systems
Traditional file system development is difficult. Stackable file systems promise to ease the development of file systems by offering a mechanism for incremental development. Unfor...
Erez Zadok, Jason Nieh
81
Voted
HPCA
2006
IEEE
15 years 9 months ago
Reducing resource redundancy for concurrent error detection techniques in high performance microprocessors
With reducing feature size, increasing chip capacity, and increasing clock speed, microprocessors are becoming increasingly susceptible to transient (soft) errors. Redundant multi...
Sumeet Kumar, Aneesh Aggarwal