668 search results - page 49 / 134 » Evaluation of Parallel Logic Simulation Using DVSIM |
159
click to vote
ICS
2004
Tsinghua U.
15 years 8 months ago
2004
Tsinghua U.
Studying program behavior is a central component in architectural designs. In this paper, we study and exploit one aspect of program behavior, the behavior repetition, to expedite...
133
Voted
APCSAC
2006
IEEE
15 years 9 months ago
2006
IEEE
In the ubiquitous era, it is necessary to research the architectures of multiprocessor system with high performance and low power consumption. A simulator developed in high level l...
117
click to vote
MSE
2005
IEEE
15 years 8 months ago
2005
IEEE
This paper describes the authors experience with teaching VHDL (and more recently, Verilog) to undergraduate and graduate students at WPI and to engineers through various short co...
123
click to vote
HPCA
2006
IEEE
16 years 3 months ago
2006
IEEE
Processor architects have a challenging task of evaluating a large design space consisting of several interacting parameters and optimizations. In order to assist architects in ma...
142
click to vote
RTAS
2006
IEEE
15 years 9 months ago
2006
IEEE
A notable features of many proposed Wireless Sensor Networks (WSNs) deployments is their scale: hundreds to thousands of nodes linked together. In such systems, modeling the state...