1720 search results - page 204 / 344 » Evaluation of a High Performance Code Compression Method |
119
Voted
IOLTS
2005
IEEE
15 years 9 months ago
2005
IEEE
— In this paper, an innovative self-checking Reed Solomon encoder architecture is described. The presented architecture exploits some properties of the arithmetic operations in G...
125
Voted
CVPR
2008
IEEE
15 years 5 months ago
2008
IEEE
Rigid registration of intraoperative ultrasound (US) and CT is an important technique to provide real-time guidance for preoperative images and models. Due to the speckle noise an...
132
click to vote
DATE
2006
IEEE
15 years 9 months ago
2006
IEEE
This paper presents a new operation chaining reconfigurable scheduling algorithm (CRS) based on list scheduling that maximizes instruction level parallelism available in distribut...
138
Voted
CORR
2008
Springer
15 years 3 months ago
2008
Springer
We present a simple and efficient algorithm for randomly generating simple graphs without small cycles. These graphs can be used to design high performance Low-Density Parity-Chec...
132
Voted
IEEEPACT
2007
IEEE
15 years 10 months ago
2007
IEEE
Multi-core processors naturally exploit thread-level parallelism (TLP). However, extracting instruction-level parallelism (ILP) from individual applications or threads is still a ...