Sciweavers

150 search results - page 10 / 30
» Evaluation of the Intel
Sort
View
EUROPAR
2006
Springer
15 years 3 months ago
Tying Memory Management to Parallel Programming Models
Stand-alone threading libraries lack sophisticated memory management techniques. In this paper, we present a methodology that allows threading libraries that implement non-preempti...
Ioannis E. Venetis, Theodore S. Papatheodorou
ICISC
2008
103views Cryptology» more  ICISC 2008»
15 years 1 months ago
Instruction Set Limitation in Support of Software Diversity
This paper proposes a novel technique, called instruction set limitation, to strengthen the resilience of software diversification against collusion attacks. Such attacks require a...
Bjorn De Sutter, Bertrand Anckaert, Jens Geiregat,...
OSDI
2008
ACM
16 years 2 days ago
Memory-aware Scheduling for Energy Efficiency on Multicore Processors
Memory bandwidth is a scarce resource in multicore systems. Scheduling has a dramatic impact on the delay introduced by memory contention, but also on the effectiveness of frequen...
Andreas Merkel, Frank Bellosa
DATE
2007
IEEE
185views Hardware» more  DATE 2007»
15 years 6 months ago
An ILP formulation for system-level application mapping on network processor architectures
Current day network processors incorporate several architectural features including symmetric multi-processing (SMP), block multi-threading, and multiple memory elements to suppor...
Christopher Ostler, Karam S. Chatha
IPPS
1997
IEEE
15 years 4 months ago
Parallel Global Routing Algorithms for Standard Cells
In this paper, we propose three different parallel algorithms based on a state-of-the-art global router called TimberWolfSC. The parallel algorithms have been implemented by using...
Zhaoyun Xing, John A. Chandy, Prithviraj Banerjee